UGR
  |
> >
None
(Ref. TIC-216)
29
julio
2026
julio 2026
<- ->
L M X J V S D
1 2 3 4 5
6 7 8 9 10 11 12
13 14 15 16 17 18 19
20 21 22 23 24 25 26
27 28 29 30 31

Producción científica


Buscar por:

Lista

Publicación
F.J. Gamiz Perez, J.B. Roldan Aranda, J.A. Lopez Villanueva, P. Cartujo Cassinello and J.E. Carceller Beltran,  "SURFACE ROUGHNESS AT THE SI-SIO2 INTERFACES IN FULLY DEPLETED SILICON-ON-INSULATOR INVERSION LAYERS",  JOURNAL OF APPLIED PHYSICS , vol.86 , 6854-6863, 1999
F.J. Gamiz Perez, J.B. Roldan Aranda, J.A. Lopez Villanueva, P. Cartujo-Cassinello and J.E. Carceller Beltran,  "SURFACE ROUGHNESS AT THE SI-SIO2 INTERFACES IN FULLY DEPLETED SILICON-ON-INSULATOR INVERSION LAYERS",  Journal of Applied Physics, vol.86 , 6854-6863, 1999
"Simulacion mediante el metodo de monte carlo del transporte electronico en dispositivos iii-v", 1999
F.J. Gamiz Perez, J.A. Lopez Villanueva, J.B. Roldan Aranda and J.E. Carceller Beltran,  "SIMULATION OF THE ELECTRON MOBILITY IN ULTRA-THIN FULLY DEPLETED SINGLE-GATE SOI MOSFETS", "SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1998 (.1998.LEUVEN (BÉLGICA))", 113-116, 1998
J.B. Roldan Aranda, F.J. Gamiz Perez, J.A. Lopez Villanueva, P. Cartujo-Estebanez and P. Cartujo Cassinello,  "2-DIMENSIONAL DRIFT-DIFFUSION SIMULATION OF SUPERFICIAL STRAINED-SI/SI1-XGEX CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS",  , vol.16 , 1538-1540, 1998
J.B. Roldan Aranda, F.J. Gamiz Perez, J.A. Lopez Villanueva, P. Cartujo Estebanez and P. Cartujo Cassinello,  "2-DIMENSIONAL DRIFT-DIFFUSION SIMULATION OF SUPERFICIAL STRAINED-SI/SI1-XGEX CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS",  JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY. PART B. MICROELECTRONICS AND NANOMETER STRUCTURES, vol.16 , 1538-1540, 1998
F.J. Gamiz Perez, J.B. Roldan Aranda and J.A. Lopez Villanueva,  "A BETA-SIC MOSFET MONTE CARLO SIMULATOR INCLUDING INVERSION LAYER QUANTIZATION",  VLSI DESIGN , vol.8 , 257-260, 1998
F.J. Gamiz Perez, J.B. Roldan Aranda and J.A. Lopez Villanueva,  "A BETA-SIC MOSFET MONTE CARLO SIMULATOR INCLUDING INVERSION LAYER QUANTIZATION",  VLSI Design, vol.8 , 257-260, 1998

Última actualización del SICA: 25/03/2026

Desarrollado por: