UGR
  |
> >
None
(Ref. TIC-216)
14
septiembre
2026
septiembre 2026
<- ->
L M X J V S D
1 2 3 4 5 6
7 8 9 10 11 12 13
14 15 16 17 18 19 20
21 22 23 24 25 26 27
28 29 30

Producción científica

Buscar por:



Lista de congresos

Publicación
N. Rodríguez Santiago, F.J. Gamiz Perez and S. Cristoloveanu ,  "A-RAM family, Novel Capacitor-Less 1T-DRAM Cells for Beyond 22nm Nodes Compatible with Planar and 3D SOI and Bulk Substrates", "CMOS Emerging Technologies", None-None, 2012
C. Navarro Moral, N. Rodríguez Santiago, L. Donetti, A. Ohata, F.J. Gamiz Perez, F. Andrieu, O. Faynot, C. Fenouillet-Berangerand and S. Cristoloveanu ,  "Multibranch Mobility Characterization: Evidence of Carrier Mobility enhancement by Back-Gate Biasing in FD-SOI MOSFET", "2012 European Solid-State Device Research Conference", None-None, 2012
E. González Marín, F.J. García Ruiz, I.M. Tienda-Luna, A. Godoy Medina and F.J. Gamiz Perez,  "Study of the Gate Capacitance of GaAs, InAs and InGaAs Nanowires", "36th Workshop on Compound Semiconductor Devices and Integrated Circuits 2012", None-None, 2012
N. Rodríguez Santiago, F.J. Gamiz Perez and S. Cristoloveanu ,  "Getting Rid of DRAM Capacitor", "2012 Future Trends In Microelectronics", None-None, 2012
E. González Marín, F.J. García Ruiz, A. Godoy Medina, I.M. Tienda-Luna and F.J. Gamiz Perez,  "Effect of Interfacial States on the technological variability of Silicon MuG MOSFETs", "IEEE Silicon Nanoelectronics Workshop 2012", None-None, 2012
S. Cristoloveanu-, N. Rodríguez Santiago, F.J. Gamiz Perez and G. Ghibaudo-,  "Determination of Effective Capacitance Area for Pseudo-MOSFET based Characterization of Bare SOI Wafers by Split-C(V) Measurements", "VII WORKSHOP OF THE TEHMATIC NETWORK ON SILICON ON INSULATOR TECHNOLOGY, DEVICES AND CIRCUITS", 23-24, 2011
M. Balaguer-Jiménez, J.B. Roldan Aranda, L. Donetti and F.J. Gamiz Perez,  "AN INVERSION CHARGE MODEL FOR N-TYPE AND P-TYPE DGMOSFETS ACCOUNTING FOR DIFFERENT SUBSTRATE ORIENTATIONS", "VII WORKSHOP OF THE THEMATIC NETWORK ON SILICON ON INSULATOR TECHNOLOGY, DEVICES AND CIRCUITS CONFERENCE (7) (7.2011.GRANADA)", 87-88, 2011
M. Cheralathan, C. Sampedro Matarín, J.B. Roldan Aranda, F.J. Gamiz Perez, G. Iannaccone, E. Sangiorgi and B. Iñiguez-Nicolau,  "Analytical Drain Current Model Reproducing Advanced Transport Models in nanoscale Double-Gate (DG) MOSFETs", "ULIS 2011", None-None, 2011

Última actualización del SICA: 25/03/2026

Desarrollado por: